Loading…
OpenCAPI [clear filter]
Tuesday, September 15
 

10:00am CDT

Accelerated Big Data Systems - Experiences with OpenCAPI - Joost Hoozemans, Delft University of Technology
In this talk, the Accelerated Big Data Systems group of Delft University of Technology shares experiences on the POWER9 OpenCAPI platform. A key goal of the group is to make programming accelerators (and specifically FPGAs) easier, more portable and more efficient. To this end, ABS has contributed several open source tools and technologies to the community, and created multiple demonstrators that apply these tools in big data analytics and genomics application domains. The presentation provides an overview of the ABS toolchain, the new tools that were developed, and show results of the use cases that were created.

Continue the conversation in Slack

Speakers
JH

Joost Hoozemans

PostDoctorate researcher, Delft University of Technology
Joost Hoozemans PhD. is a postdoctorate researcher at the Accelerated Big Data Systems group of Delft University of Technology. His research interests include dataflow computing, FPGA acceleration and Big Data analytics.



Tuesday September 15, 2020 10:00am - 10:30am CDT
Track 2A
  OpenCAPI
  • See Session Slides yes

10:35am CDT

FPGA Accelerate your Applications with OpenCAPI Acceleration Framework (OC-ACCEL) - Alexandre Castellane & Bruno Mesnet, IBM France
OpenCAPI Acceleration Framework, abbreviated as OC-Accel, is a platform allowing programmers and computer engineers to quickly create FPGA-based acceleration solutions. Both acceleration action's software and hardware parts coherently share the server host memory data through OpenCAPI interface. Designers can thus quickly design an accelerator and benefit from the bandwidth, latency, coherency and programability advantages of OpenCAPI. Applications can be written in Python facilitating technology discovery.

Continue the conversation in Slack

Speakers
avatar for Bruno Mesnet

Bruno Mesnet

CAPI/FPGA Accelerator enablement, IBM France
AC

Alexandre Castellane

Senior Specialist Engineer, IBM France
Alexandre Castellane is a Sr specialist engineer at IBM, France. He received a Master's degree in electronics engineering from the French engineering school ENSERG in 1992. After a long carrier in analog radio test and development for 2G/3G applications, He came to high speed digital... Read More →



Tuesday September 15, 2020 10:35am - 11:05am CDT
Track 2A
  OpenCAPI
  • See Session Slides yes

11:10am CDT

OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray Camera at the Swiss Light Source synchrotron - Filip Leonarski, Paul Scherrer Institute
Macromolecular crystallography is an experimental technique allowing to explore 3D atomic structure of proteins, used by academics for research in biology and by pharmaceutical companies in rational drug design. While up to now development of the technique was limited by scientific instruments performance, recently computing performance becomes a key limitation. In his presentation Filip will present a computing challenge to handle 18 GB/s data stream coming from the new X-ray detector. He will show his experiences in applying conventional hardware for the task and why this attempt failed. He will then present how IC 922 server with OpenCAPI enabled FPGA boards allowed to build a sustainable and scalable solution for high speed data acquisition. Finally, he will give a perspective, how the advancement in hardware development will enable better science by users of the Swiss Light Source.

Continue the conversation in Slack

Speakers
FL

Filip Leonarski

Beamline Data Scientist, Paul Scherrer Institute
Educated both in chemistry and computer science, Filip Leonarski is responsible for developing sustainable solutions to handle large volumes of data (multi GB/s) from scientific instruments for protein crystallography at the Swiss Light Source synchrotron. He is currently working... Read More →



Tuesday September 15, 2020 11:10am - 11:40am CDT
Track 2A
  OpenCAPI
  • See Session Slides yes

11:45am CDT

Spark SQL acceleration on FPGA using Apache Arrow and OpenCAPI - Akos Hadnagy & Fabian Nonnenmacher, Delft University of Technology
One of the research topics of the Accelerated Big Data Systems group at TU Delft is transparent acceleration of Spark SQL programs on FPGA. This talk discusses our design, the modifications that were necessary in Spark, FPGA programming tools that were developed, and a fully integrated proof-of-concept on an OpenCAPI platform.

Continue the conversation in Slack

Speakers
avatar for Ákos Hadnagy

Ákos Hadnagy

Delft University of Technology
Ákos Hadnagy received his BSc in Electrical Engineering from the Budapest University of Technology and Economics in 2018, and his MSc in Computer Engineering from the Delft University of Technology in 2020. His research interests include high-level FPGA design, hardware acceleration... Read More →
avatar for Fabian Nonnenmacher

Fabian Nonnenmacher

MSc Student, Delft University of Technology
Fabian Nonnenmacher has received his MSc in Computer Science in 2020 of Delft University of Technology, as part of his education in the European institute of Innovation & Technology Master School. During his Master's thesis in the Accelerated Big Data Systems group, he evaluated how... Read More →



Tuesday September 15, 2020 11:45am - 12:15pm CDT
Track 2A
  OpenCAPI
  • See Session Slides yes

12:45pm CDT

ThymesisFlow: A Hardware/software Open Framework for Software Defined Disaggregation Based on OpenCAPI - Christian Pinto, IBM Research Europe
In this talk Dr Pinto will introduce ThymesisFlow, a hardware/software open framework based on OpenCAPI for implementing off-tray peripherals disaggregation via a software defined interconnect. Peripherals can be borrowed from a remote server and interfaced to the local processor, in the same spirit an off-chip peripheral is connected to the processor. ThymesisFlow is based on the OpenCAPI 3.0 specification and relies on a custom MAC that interfaces to a low-latency network. Each ThymesisFlow instance serves as bridge between the local coherence domain of a POWER processor and a remote counterpart, mastering unmodified OpenCAPI transactions towards the correct remote coherent domains based on the target address. During this talk Dr. Pinto will drive the audience through the hardware/software design of a main system memory disaggregation prototype using ThymesisFlow, its full stack evaluation on a set of cloud workloads, as well as a live demonstration on two IBM AC922 POWER9 servers.

Continue the conversation in Slack

Speakers
avatar for Christian Pinto

Christian Pinto

Research Scientist, IBM Research Europe
Dr. Christian Pinto is a Research Scientist and member of the Next Generation Systems and Cloud team at IBM Research Europe in Ireland since 2017. Dr. Pinto is currently leading research work on disaggregation of compute peripherals as a vehicle for improving the efficiency of large... Read More →



Tuesday September 15, 2020 12:45pm - 1:15pm CDT
Track 2A
  OpenCAPI
  • See Session Slides yes

1:20pm CDT

OpenCAPI BoF - A Memory Centric Fabric for a Data Centric World - Allan J. Cantle, Nallasway Inc.; Marcy Byers & Alexandre Castellane IBM; Craig Petrie, BittWare & Oskar Mencer, Maxeler
Concluding the OpenCAPI track there will be two additional lightning talks followed by the described BoF moderated by Allan Cantle.

FPGA Accelerators including Hybrid Memory Subsystems - BittWare - Craig Petrie

Applications that can benefit from OMI enabled FPGA Acceleration - Maxeler  - Oskar Mencer

As the computing industry shifts towards a Disaggregated, Heterogeneous, Data Centric World, we've seen a myriad of Fabric Technologies being proposed and developed in what has commonly been referred to as Fabric Wars. This BoF reviews the key attributes of OpenCAPI, which is the only Fabric in production that's focused on lowest latency and high bandwidth direct connections with Memory, Accelerators & other Systems. The primary aim of the BoF is to both educate and to debate the merits & shortcomings of OpenCAPI when compared to alternate fabrics that typically have a broader scope. Is OpenCAPI a bus standard for the HPC world where only the highest performance will suffice and can such an open technology significantly help in democratizing the High Performance Computing Community once and for all?

Continue the conversation in Slack

Speakers
AC

Alexandre Castellane

Senior Specialist Engineer, IBM France
Alexandre Castellane is a Sr specialist engineer at IBM, France. He received a Master's degree in electronics engineering from the French engineering school ENSERG in 1992. After a long carrier in analog radio test and development for 2G/3G applications, He came to high speed digital... Read More →
AJ

Allan J. Cantle

CEO, Nallasway Inc. and Technical Director of OpenCAPI Consortium, Nallasway Inc.
Allan Cantle is CEO of Nallasway, consulting on Heterogeneous, High Performance Computing Solutions.  He is also the OpenCAPI Consortium Technical Director and Board Advisor. Most recently, Allan was CTO of the ISI group within Molex for 3 years. Previously, Allan founded Nallatech... Read More →
CP

Craig Petrie

VP or Marketing, BittWare
avatar for Marcy Byers

Marcy Byers

Senior Architect and Logic Design Engineer, IBM
OM

Oskar Mencer

Founder and CEO, Maxeler
Oskar Mencer is the Founder and CEO of Maxeler, affiliated with the Computing Department at Imperial College London and Member of Academia Europaea. Oskar is driving the deployment of operational excellence for data processing via a new science of Multiscale Dataflow Computing and... Read More →



Tuesday September 15, 2020 1:20pm - 2:25pm CDT
Track 2A
  OpenCAPI
  • See Session Slides yes
 
  • Timezone
  • Filter By Venue Virtual Event
  • Filter By Type
  • AI
  • Break
  • Cloud
  • Community
  • Cores
  • HPC
  • ISA
  • Keynote Session
  • OpenCAPI
  • Silicon Dev
  • Software
  • Use Case
  • See Session Slides

Filter sessions
Apply filters to sessions.